Modelsim TCL

Steps for Running a Simulation in Modelsim (Shown for Verilog)

1) Compile all

2) Start Simulation

3) Add Signals to Wave

4) Run

Here’s a TCL script to automate this

# runtb.tcl
vlog dut.v test_bench.v
view wave
vsim work.test_bench_v
add wave -r /*
run

Save the above file and run from transcript terminal

VSIM 29> source runtb.tcl
Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s